Notions of unambiguity for uniform circuits and AuxPDAs are studied and related to each other. In particular, a coincidence for counting and unambiguous versions of AuxPDAs and semi-unbounded fan-in circuits is shown. Moreover, an improved simulation of LOGUCFL (the class of languages logspace many-one reducible to unambiguous context-free languages) by unambiguous circuits and AuxPDAs is developed. Next, an inductive counting technique on semi-unbounded fan-in circuits is presented and employed for several applications, especially an alternative proof for the closure under complementation of LOGCFL. A cost-free simulation of polynomially ambiguity bounded AuxPDAs by unambiguous ones is given. A rst nontrivial upper bound for a circuit class de ned by Lange and its closure under complementation are indicated. Finally, a normal form for AuxPDAs is investigated. Inter alia it is shown that for unambiguous AuxPDAs operating in polynomial time and logarithmic space a push-down height of O(log 2 n) su ces, thus paralleling results for deterministic and nondeterministic AuxPDAs. It is pointed out that without loss of generality the underlying machines of the most important AuxPDA classes work obliviously.
Introduction
The major aim of computational complexity theory is to decide which problems are e ciently solvable. To tackle this question, in general three cases are distinguished (Parberry, 1987) :
(a) E ciency in the sequential case means polynomial time computations, (b) e ciency in the parallel case with unlimited parallelism leads to complexity classes within polylogarithmic space due to the parallel computation thesis (Goldschlager, 1982) . (c) e ciency in the parallel case with a limited amount of hardware, i.e., a polynomial number of processors, yields the class of problems commonly called NC. In all three cases the nondeterminism vs. determinism problem plays a decisive role for the development of e cient algorithms.
In this paper we will deal with classes within the NC-hierarchy. NC is a fairly robust class. It was introduced by Pippenger (1979) and named by Cook (1979) . NC can be characterized in terms of several parallel models, in particular PRAMs (Fortune and Wyllie, 1978; Goldschlager, 1978) , alternating Turing machines (Chandra et al., 1981) , uniform circuits (Borodin, 1977; Ruzzo, 1981) , and polynomially time bounded auxiliary push-down automata (AuxPDAs) (Cook, 1971) . For the question of determinism vs. nondeterminism within NC AuxPDAs are the most suitable model. An AuxPDA is a space bounded Turing machine with an additional unbounded push-down store. Since AuxPDAs are special Turing machines we immediately have deterministic and nondeterministic versions. For the moment, we only consider AuxPDAs that are simultaneously logarithmically space bounded and polynomially time bounded. These machines show strong relations to context free languages (CFLs) or, to be more precise, to their closure under log-space many-one reductions: Sudborough (1978) characterized LOGCFL by nondeterministic AuxPDAs and LOGDCFL by deterministic AuxPDAs. So the question of nondeterminism vs. determinism can be stated as LOGDCFL ? = LOGCFL. One obvious approach to this question is to investigate a natural concept between these two: unambiguity. The concept of unambiguity took its origin in the theory of formal languages, where the demand for the existence of at most one derivation tree led to the consideration of unambiguous CFLs (UCFLs). In this way we naturally get LOGUCFL as a class between LOGDCFL and LOGCFL, whose relation to AuxPDA classes and the NC-hierarchy will be investigated in this paper. In the eld of polynomial time the concept of unambiguity led to UP introduced by Valiant (1976) , for space bounded computation we have e.g. UL ( Alvarez and Jenner, 1993; Buntrock et al., 1991) . UP (resp. UL) consists of those languages accepted by polynomially time bounded (resp. logarithmically space bounded) Turing machines which have at most one accepting computation path. Machines restricted in this way are commonly called unambiguous.
Whereas UP and UL already obtained considerable attention, the task of this work will be to investigate unambiguity for AuxPDAs, i.e., within the NC-hierarchy.
Recently, another approach towards unambiguity in the NC-hierarchy was made by Lange (1993) . He de ned unambiguous circuits in order to provide the up to then lacking characterization of CREW-PRAMs in terms of circuits. And indeed, he characterized CREW-PRAMs by an unambiguous version of AC-circuits, thus ending the isolation of this important PRAM class. Note that in contrast to CRCW-PRAMs (Stockmeyer and Vishkin, 1984) and CROW-PRAMs (Dymond and Ruzzo, 1986) up to then no characterization of CREW-PRAMs by another computational model was known. A rst hint for the \unambiguous behavior" of CREW-PRAMs was given earlier by Rytter (1987) , who showed that LOGUCFL is contained in the class of languages recognized by CREW-PRAMs in logarithmic time using polynomially many processors. The central idea of Lange's de nition of unambiguous circuits is the introduction of vulnerable gates, i.e., gates which may receive at most one input with value 1 (in the case of OR-gates) resp. 0 (in the case of AND-gates). However, this de nition seems to di er considerably from the conventional notion of unambiguity for automata given above. Thus in this work we introduce so-called weakly unambiguous circuits, which, by de nition, have at most one accepting subtree. And indeed it will turn out that those circuits capture the conventional notion of unambiguity for AuxPDAs. On the other hand, we introduce the notion of strong unambiguity for automata, which corresponds to Lange's de nition of unambiguous circuits. In this way one of the implicit consequences of this work will be the demand for two notions of unambiguity | one for the world of NC, i.e., strong unambiguity, and one for the sequential world, i.e. (weak) unambiguity.
In the following we provide a survey on the internal structure of the paper including concise statements of the main results. In the next section all the basic notions and de nitions needed are supplied. Afterwards, in Section 3, we introduce strong and weak unambiguity and some generalizations for circuits as well as for AuxPDAs.
In Section 4 we develop new, improved simulations between semi-unbounded fan-in circuits and AuxPDAs. The major aim of this section is to ameliorate Venkateswaran's equality SAC k = NAPDA k (Venkateswaran, 1991) rst of all in order to get simulations where one accepting computation is simulated by one accepting subtree. This is necessary to provide simulations between the corresponding unambiguous models. Venkateswaran's simulation does not have this property. By way of contrast, it is well known that most reductions between NP-complete problems preserve the number of solutions. For example, this holds for the satis ability problem or Hamiltonian paths. Unfortunately, this is not true at all in the case of SAC 1 and NAPDA 1 . Venkateswaran's simulation of AuxPDAs by circuits incorporates a number of accepting subtrees which exceeds the original number of accepting paths tremendously. Our improved simulation will yield the equality of the counting versions of the above classes for k = 1, i.e., #SAC 1 = #APDA 1 and provides characterizations of weakly and strongly unambiguous AuxPDAs by their semi-unbounded fan-in counterparts in the eld of circuits. Note that to get an analogous result to SAC 1 = NAPDA 1 in the unambiguous world is particularly useful, since such a simulation result allows to study properties of unambiguous AuxPDAs in the context of a static, combinatorial model. A further result of Section 4 will be the inclusion of LOGUCFL in a strongly unambiguous circuit class. On the one hand this improves a result of Lange (1993) , where only the inclusion of LOGDCFL in this class is shown. On the other hand, it also ameliorates Rytter's inclusion LOGUCFL CREW 1 (Rytter, 1987) , since the above circuit class is clearly included in CREW 1 . In Section 5 a new inductive counting technique for semi-unbounded fan-in circuits is presented, which due to the characterization results of Section 4 enables the counting of accepting paths of an AuxPDA. For a lot of problems the ability to guess nondeterministically is a crucial prerequisite for solving them e ciently. However, nondeterministic computations involve up to exponentially many accepting computations. There may be problems which are really in need of such an abundance of nondeterminism, but there also may be problems where a smaller amount of nondeterminism, say a polynomially bounded number of computation paths between arbitrary con gurations, su ces. Simulations of nondeterminism by determinism are known only by machines which need drastically more resources. This is true for space bounded, time bounded, and AuxPDA classes. The best known results in these settings are (a) NP DEXP,
Until now it is still not clear whether the simulation of nondeterministic AuxPDAs can be done e ciently by deterministic ones when the ambiguity is limited. Notwithstanding, we will show that an unambiguous AuxPDA can simulate a nondeterministic one much better than a deterministic one if the degree of nondeterminism is not too high. It is proved that polynomial ambiguity bounded AuxPDAs operating in polynomial time and logarithmic space can be simulated by unambiguous ones within the same time and space bounds. A similar result for space bounded computations was obtained by Buntrock et al. (1993) . However, here unambiguous computations beat deterministic ones only for sub-polynomial ambiguity , and a simulation without space and time penalty is only possible for constant ambiguity. Our simulation can deal with polynomial ambiguity with neither Buntrock et al. (1993) regarded the special case of polynomial ambiguity as the most interesting one. Nevertheless, in (Buntrock et al., 1991) it was shown that in this case even a simulation by deterministic AuxPDAs (instead of unambiguous AuxPDAs) within the same time and space bounds exists.
time nor space penalty. In addition, there are exceptions where our simulation technique still yields better results: For a certain class of semi-unbounded fan-in circuits de ned in (Lange, 1993) which even involve exponential ambiguity (i.e., an exponential number of accepting subtrees which is the highest number possible even for unambiguous circuits) nevertheless a \cost-free" simulation by unambiguous AuxPDAs is possible. This answers an open question posed by Lange. In addition, it is demonstrated that this circuit class is closed under complementation. Finally, it should be noted that a corollary to the basic inductive counting lemma of this section provides a new proof for the closure under complementation of SAC k (and, as a consequence, of LOGCFL), a result due to Borodin et al. (1989) .
In Section 6 some new normal form theorems for AuxPDAs are proved and several old ones are improved. In particular, we show that deterministic, nondeterministic, strongly and weakly unambiguous AuxPDAs work without loss of generality obliviously. That is, the movements of all working-heads do not depend on the input except its length. Prior to this, we obtain the restriction of push-down heights especially for unambiguous AuxPDAs. These e ects all are enabled by the characterizations of AuxPDAs by circuits and complete results given in (Dymond and Ruzzo, 1986) and (Ruzzo, 1980) .
In the end, in Section 7, we will brie y recapitulate the main techniques and results of this work. Moreover, we discuss perspectives for future work and remaining open questions.
2. Preliminaries We assume familiarity with basic facts and de nitions of structural complexity theory as to be found in (Balc azar et al., 1990) , (Hopcroft and Ullman, 1979) , or (Wagner and Wechsung, 1986) . In order to keep the paper readable for the nonspecialist reader, here we provide the central notions used in this work.
Without loss of generality, we will only consider languages over alphabet f0; 1g whose symbols also will be interpreted as Boolean values true and false.
PRAMs (parallel random access machines), introduced by Fortune and Wyllie (1978) and Goldschlager (1978) , only play a minor role in this paper. So we only de ne the PRAM-complexity classes and refer to the literature, e.g., (Karp and Ramachandran, 1990; Parberry, 1987) , for details. PRAMs are classi ed accordingly to the settlement (concurrent (C), exclusive (E), owner (O)) of read and write con icts on global memory. With XRYW k ; k 1; X; Y 2 fC; E; Og we denote the classes of languages which are recognizable in time O(log k n) by XRYW-PRAMs using polynomially many processors.
(Boolean) Circuits are one of the two fundamental computational models of this paper. A circuit for inputs of size n is an acyclic directed graph whose nodes (called gates) are labeled with Boolean operators. Nodes of indegree zero are labeled from the set f0; 1; x 1 ; x 1 ; : : : ; x n ; x n g, where x 1 ; : : : ; x n are the input nodes of the circuit and x i (1 i n) denotes the negated value of x i . All the other nodes are labeled as either AND-or OR-gates. Note that we do not include negation gates in circuits. In general, due to De Morgan's laws this means no restriction, because we can`push' negations to the input gates. However, it is a restriction for so-called semi-unbounded fan-in circuits. Since we are only interested in circuits accepting languages, our circuits have exactly one node with outdegree zero, that is the output gate. A circuit accepts a string w 2 f0; 1g n i its output gate evaluates to 1 on input w. Observe that in the context of circuits one often speaks of fan-in (resp. fan-out) instead of indegree (resp. outdegree). The size of a circuit is the number of gates it contains. The depth is the length of the longest directed path from some input gate to the output gate.
A circuit family fC n j n 2 INg is an in nite set of circuits, where C n is a circuit for inputs of size n. An important requirement for circuits is that of uniformity. A circuit family fC n j n 2 INg is called logspace-uniform i there exists a deterministic Turing machine which computes a function n ! hC n i (where hC n i is an encoding of circuit C n ) in space log n (see (Ruzzo, 1981) Proof. (construction) Let C be a (non-leveled) circuit and letC denote an equivalent, leveled circuit to be constructed. For each depth ofC we make a replica of each gate of C. This again yields polynomial size and the same depth as C. The replicas are constructed as follows:
(1) In depth 0, there are only inputs and constant gates. The replicas of ANDand OR-gates are gates with constant value 0. (2) In depth i > 0, the replica of an AND-gate (resp. an OR-gate) of C again is an AND-gate (resp. OR-gate) whose inputs are the replicas in depth i ? 1 of the inputs of the \original" gate in C. The replicas of input and constant gates simply are fan-in two AND-gates whose inputs are the replicas in depth i ? 1 of the \original" gates. The equivalence of C andC with respect to the recognized languages can be proved by a simple induction on the circuit depth.
A similar construction is used in (Borodin et al., 1989) , where an even stronger normal form is generated. It is easy to see that an analogous result to Proposition 1 also holds for most of the circuit classes de ned in the next section.
The second fundamental computational model in this work are auxiliary push-down automata (AuxPDAs) introduced by Cook (1971) . An AuxPDA is a Turing machine with unrestricted push-down store in addition to the working tape. We will consider AuxPDAs with simultaneous bounds on time and space. Observe that the space on the push-down store is \free," i.e., it does not count for the space bound. In this paper we will concentrate on AuxPDAs with a polynomial running time and a poly-log space working tape.
As in the case of circuits, we will examine AuxPDAs given in some normal form. As usual, we require that accepting computations always end up with an empty push-down, an empty working tape, all heads at a xed position and an uniquely determined nal state. Altogether, this means that we have exactly one accepting con guration. Furthermore, we require the AuxPDAs always to push on or pop from the push-down in each computation step. Observe that these demands do not mean any restrictions for nondeterministic or deterministic AuxPDAs.
An important notion for AuxPDAs is that of surface con gurations (Cook, 1971) . A surface con guration of an AuxPDA consists of the topmost symbol on the push-down store, the actual state, the contents of the working tape, and the positions of the heads. Please note that in this way we exclude the contents of the push-down store except for the topmost symbol. Surface con gurations stand in close relation to pro les of computations. A pro le is a graph which plots push-down height versus running-time. (The name pro le was introduced by Vinay (1991) .) In pro les for each time step we may enter surface con gurations, thus describing a computation fully by its surface con gurations and the \push-down behavior."
The classes of languages recognized by deterministic (nondeterministic), logarithmically space bounded AuxPDAs in time 2
We complete this section with two general notions for complexity classes. A pre x`F' is used to denote the class of functions instead of the class of languages computed by deterministic (or, as we will see later on, unambiguous) machines. Herein, the output is placed on a special write-only-tape which does not count for the space bound. For example, FP (resp. FAPDA k ) denotes the functional classes corresponding to P (resp. DAPDA k ). For nondeterministic machines (and also for circuits) we make use of the counting operator #. This results in functions computing the number of accepting computations of nondeterministic machines for some xed input. For example, #P (resp. #NAPDA k ) are the classes of functions which map input words to the number of accepting computations on an NP-(resp. NAPDA k -) machine.
3. Unambiguity In recent time the concept of unambiguity has won considerable attention in sequential as well as in parallel complexity theory (e.g. (Buntrock et al., 1993; Hartmanis and Hemachandra, 1988; Lange, 1993; Rytter, 1987; Valiant, 1976) ). Additionally, unambiguity plays an important role in cryptography (Grollmann and Selman, 1988) , formal languages (where this concept originally comes from) (Harrison, 1978; Hopcroft and Ullman, 1979) , and also shows tight connections to nondeterministic function classes: A commonly accepted functional analog of NP is the class SVNP (single valued NP) introduced by Hartmanis and Yesha (1984) , which is de ned in terms of machines that output a function value on exactly one accepting path. In fact, this means that these machines have to be unambiguous. In general, a machine is called unambiguous if it has at most one accepting computation path for arbitrary input words. Note that it is undecidable whether a machine is unambiguous, see, e.g., (Hartmanis and Hemachandra, 1988) . Subsequently, we will re ne this notion for the purpose of a more precise handling of parallel complexity classes. In particular, the ne structure between NC 1 and AC 1 will be investigated by means of various unambiguous circuit and AuxPDA classes.
3.1. Unambiguity of circuits. Unambiguous circuits were introduced by Lange (1993) y This was done in order to get a characterization of CREW-PRAMs in terms of circuits, thus ending the \isolation" of this important PRAM class.
In order to de ne unambiguous circuits, we have to introduce the notion of vulnerable gates. An OR-gate (resp. AND-gate) is called vulnerable if it does not receive a 1 (resp. 0) by two or more of its predecessors. Otherwise, the value of the gate is unde ned. Lange (1993) changed the notation of unambiguous circuit complexity classes compared to the preliminary version (Lange, 1990; Lange and Rossmanith, 1990; Niedermeier and Rossmanith, 1992) . For the sake of standardization we adopt the notion of (Lange, 1993) .
In this setting Lange proved UnambAC k = CREW k (k 1). Here we will concentrate on the two semi-unbounded fan-in classes and investigate their relations to AuxPDAs and the NC-hierarchy.
The above notion of unambiguity for circuits seems to be rather di erent from the conventional concept for automata mentioned in the beginning. But the requirement for the existence of at most one accepting computation path for automata can be naturally found again in the eld of circuits. Here one has to demand that there exists at most one accepting subtree for arbitrary input words. An accepting subtree T(C) of a circuit C is de ned analogously to an accepting subtree of an automaton (Venkateswaran, 1991): T(C) includes the output gate of C, for any AND-gate g included in C, all inputs of g in C have to be included in T(C) as inputs of g, for any OR-gate g included in C, exactly one input of g in C has to be included in T(C) as input of g, any constant gate or input gate included in T(C) must have value one. This leads to the following de nition of weakly unambiguous, semi-unbounded fan-in circuits.
De nition 3. The class WeakUnambSAC k consists of all languages recognized by SAC k -circuits that have at most one accepting subtree. Another possibility to de ne weakly unambiguous circuits is to demand the same restrictions as in the strongly unambiguous case, but only for gates within accepting subtrees, not for the whole circuit. For WeakUnambSAC-circuits this would mean that all OR-gates included in accepting subtrees must be vulnerable. With the help of this second way of de ning unambiguity for circuits it is possible to de ne WeakUnambS 3.2. Unambiguity of AuxPDAs. Independent from the distinction between weakly and strongly unambiguous circuits, there are also two natural notions of unambiguity for AuxPDAs which we will again call weak and strong unambiguity. The unambiguous circuits de ned by Lange (and, therefore, CREW-PRAMs) correspond to the notion of strong unambiguity. Therefore, we also take a look at strong unambiguity for automata. An automaton is called strongly unambiguous if there is at most one computation path between any two of its con gurations. Please note that this includes con gurations that are not even reachable from the initial con guration and that this restriction must hold for every possible input word. In terms of AuxPDAs we get the following complexity classes.
De nition 6. The class of languages recognized by log n space and 2 O(log k n) time bounded strongly unambiguous AuxPDAs is denoted by StUnambAPDA k .
Observe that strong unambiguity is a concept fairly near to determinism. The additional power strong unambiguity provides in comparison to determinism is fairly small, because in both concepts there is only one path allowed between two arbitrary con gurations. Nevertheless, both notions seem to di er due to the fact LOGDCFL = DAPDA 1 (Dymond and Ruzzo, 1986 ) and the inclusion LOGUCFL StUnambAPDA 1 (Theorem 16). The latter inclusion reveals that unambiguity in the world of formal languages (where, anyway, this concept took its origin) corresponds to strong unambiguity. The reason for this is the possibility to eliminate useless nonterminals which yields an unambiguous grammar G = (N; T; P; S) for which all leftmost derivations A ) ; A 2 N; 2 (N T) are unique.
This property was crucial for Rytter's inclusion LOGUCFL CREW 1 (Rytter, 1987) . Further evidence for the strong unambiguity of formal languages is given by the inclusion of unambiguous linear context-free languages in strongly unambiguous, logarithmic space (that is UnambLIN StUL (Buntrock et al., 1991) ), which parallels the inclusions DLIN L and NLIN NL (Kasami, 1972; Ibarra et al., 1988) .
Finally, it will prove useful to consider a generalization of strong unambiguity, where we bound the number of computation paths between the con gurations.
De nition 7. (1) An automaton M is a(n) ambiguity bounded if there are at most a(n) computation paths between any two con gurations of M for all inputs w with jwj = n. and space log n is denoted by Ambiguous-APDA k (a(n)).
Clearly, by de nition we have Ambiguous-APDA k (1) = StUnambAPDA k . Strong unambiguity of AuxPDAs seems to be more adequate for parallel complexity theory than weak unambiguity does. If we want to simulate a machine in some sense e ciently in parallel, it often comes out that it is necessary to have a restriction on the whole computation graph and not only for the parts belonging to accepting computations. This will become clearer when we consider simulations of AuxPDAs by circuits.
4. Simulations between semi-unbounded fan-in circuits and AuxPDAs In this section we present a simulation of AuxPDAs by circuits where the number of accepting computations exactly transfers to the number of accepting subtrees. This improves the well-known simulation (Venkateswaran, 1991) of AuxPDAs by semi-unbounded fan-in circuits, which incorporates a number of accepting subtrees which exceeds the original number of accepting paths tremendously. This precise simulation makes it possible to prove the equality of the counting versions of SAC 1 and NAPDA
1
. In particular, it puts us in the position to give characterizations of weakly and strongly unambiguous AuxPDAs in terms of the corresponding circuits. Furthermore, this simulation technique facilitates the application of a variation of the inductive counting technique (Immerman, 1988; Szelepcs enyi, 1988) , which yields a simulation of ambiguity bounded AuxPDAs by unambiguous ones within the same time (up to a polynomial) and space (up to a constant factor) bounds.
Subsequently, we precede as follows: At rst, we prove three basic lemmata which serve as a basis for the construction of semi-unbounded fan-in circuits simulating AuxPDAs under preservation of the number of accepting computation paths. Afterwards, we give simulations of AuxPDAs by circuits and vice versa, thus proving several characterization results. Finally, we show LOGUCFL UnambSAC 4.1. Computation paths of AuxPDAs | three basic lemmata. In the following we will deal intensively with computation paths. Therefore, it is necessary to introduce some more notation concerning AuxPDAs (Cook, 1971; Ruzzo, 1980) .
In order to deal with computation paths, it will be useful to denote paths by their rst and last (surface-)con guration and their length. A (path) description is a triple (A; B; i) consisting of two surface con gurations A and B and an even natural number i. A description is called realizable if there exists a path from A to B in exactly i steps, where A and B have same push-down height and the level of the push-down does not go below this level during the computation. Note that because of the requirements of the preliminary section (i.e., AuxPDAs are required to push or to pop in each step), i can only be an even number. In general, (A; B; i) represents several paths of length i between A and B. To construct circuits simulating AuxPDAs, it is essential to split computation paths continuously into shorter and shorter paths until we end up with trivial paths, i.e., two-step transitions. The relation`shows how such a decomposition of paths is done. Let x = (A; B; i), y = (C; D; j), and z = (E; B; k) be path descriptions. Then we write y; z`x and z; y`x i
(1) The level of the push-down is equal for A, E, and B, (2) there exists a computation from A to C in one step, pushing a symbol a onto the push-down store during this step, (3) there exists a computation from D to E in one step, popping a from the push-down store, and
In such a way we can reduce the checking of the realizability of x to the checking of the realizability of smaller paths y and z. In addition, it is important to remark that it is su cient to utilize surface con gurations in path descriptions due to the de nition of`. Finally, identical push-down heights of A, E, and B in the case of realizability also imply that C and D have same push-down height and, moreover, j and k are always even.
With the help of the decomposition relation`it is already possible to construct a simulating circuit. We only need to check whether one of the path descriptions (S 0 ; F 0 ; i) is realizable, where S 0 and F 0 denote the uniquely determined start, resp. nal, con guration (with empty push-down store) and i is an even number bounded by the maximum running time of the simulated AuxPDA. Thus, we translate in a straightforward manner path descriptions (A; B; i) into gates hA; B; ii, whose inputs are determined by the relation`. (Observe that (A; B; 0) is realizable i A = B.) This approach fails because the depth of the resulting circuit would not be optimal at all, since we do not use a`balanced' decomposition of computation paths.
However, we will demonstrate in the next three lemmata that a balanced and unique decomposition of computation paths is possible, thus guaranteeing an optimal depth for the simulating circuits as well as the preservation of the number of accepting computations. The rst lemma states that for a xed computation path (A; B; i) there exists an uniquely determined subpath (C; D; i 1 ) within (A; B; i), which essentially denotes the point which will serve to split (A; B; i) in a well-balanced way in di erent subpaths. Lemma 8. Let (A; B; i) denote a realizable path description for a xed computation path of length i 2 between A and B. Then there exist uniquely determined subpaths (C; D; i 1 ), (E; F; i 2 ), and (G; D; i 3 ) of (A; B; i) such that (E; F; i 2 ); (G; D; i 3 )`(C; D; i 1 ) and i 2 ; i 3 i=2 < i 1 . Proof. The proof is based on a \recursive descent" where we make crucial use of the properties of the decomposition relation`. Always observe that we speak of one xed computation path between A and B. If i = 2, then according to the de nition of`, there exists a uniquely determined surface con guration E such that (E; E; 0); (B; B; 0)`(A; B; 2). Thus, especially (C; D; i 1 ) = (A; B; i) holds. Now let i > 2. According to the de nition of`there exist uniquely determined subpaths (Ẽ;F; j 1 ) and (G; B; j 2 ) such that (Ẽ;F; j 1 ); (G; B; j 2 )`(A; B; i). We have to distinguish between two cases, one of them is trivial. We are done if j 1 and j 2 ful ll j 1 ; j 2 i=2. If j 1 and j 2 do not meet this condition, then exactly one of j 1 and j 2 must be greater than i=2. W.l.o.g. assume that j 1 > i=2. Now decompose (Ẽ;F; j 1 ) according to`and check whether the lengths of the computation paths of thè descendants' of (Ẽ;F; j 1 ) are both less than or equal to i=2. This process continues until we come to the point where this condition is ful lled. Obviously, this process terminates since the length of the considered computation paths is at least decreased by two (cf. de nition of`). In addition, it is also straightforward to see that we end up with uniquely determined (E; F; i 2 ), (G; D; i 3 ), and (C; D; i 1 ) satisfying the required conditions.
In Lemma 8 we could see that a xed computation path can be split in three paths. The rst two paths are the subpaths (E; F; i 2 ) and (G; D; i 3 ) and the third one is the path (A; B; i) with`gap' (C; D; i 1 ). This means that the veri cation of the realizability of (A; B; i) can be reduced to showing that (E; F; Now we can generalize the decomposition relation`to computation paths with gap. Unfortunately, we have to distinguish between two cases, since now the gap may be in one of two subpaths. However, both are handled in full analogy to paths without gaps. Let x = (A; (C; D; j); B; i) and, rst, let y = (E; (C; D; j); F; k) and z = (G; B; l) or, second, let y = (E; F; k), z = (G; (C; D; j); B; l). Then we write y; z`x and z; y`x i the level of the push-down is equal for A, G, and B, there exists one step from A to E pushing a symbol a onto the store, and there is one step from F to G popping a from the store and, nally, k + l = i ? 2. In general, a gap (C; D; j) is interpreted as if the two surface con gurations C and D simply were the same, i.e., as if the path from C to D would exist (without checking that). So Proof. The proof is based on the same idea as the proof of Lemma 8. We just make use of the circumstance that the decomposition relation`uniquely determines both subpaths of a given path (with gap). The only di erence compared to Lemma 8 is that now always the paths with the gap are chosen, until we nd the y such that the second condition (concerning the length of paths) is true. Furthermore, we use the fact that the second condition uniquely determines the subpaths (with gap) y, z 1 , and z 2 . Lemma 9 will be used to decompose computation paths with gaps in a balanced way. In order to investigate the realizability of (A; (C; D; j); B; i) we con ne ourselves to examine the realizability of (A; (E; F; i 1 ); B; i), z 1 , and z 2 . Here, both possible subpaths with gap have length less than or equal to half of the length of the whole path with gap (A; (C; D; j); B; i). The arising subpath without gap may have a maximum length of i ? j ? 2 and will be split with the help of Lemma 8 in a well-balanced way.
Up to now we only considered one xed computation path (with gap). But in general there are several computation paths guaranteeing the realizability of (A; B; i). In other words, this means that (A; B; i) usually represents several paths. Our aim in the next lemma is to show that the decompositions of Lemma 8 and Lemma 9 preserve the number of paths, that is, for example, the number of paths of length i between A and B can be computed from the number of paths of the decomposition components (A; (C; D; j); B; i), (E; F; i 1 ), and (G; D; i 2 ) of (A; B; i) (cf. Lemma 8). Let #(A; B; i) (resp. #(A; (C; D; j); B; i)) denote the number of paths between A and B of length i (resp. the number of paths between A and B with gap (C; D; j) of length i ? j). We get the following statement for the decompositions of Lemma 8 (resp. Lemma 9).
Lemma 10. where the sum is taken over all combinations of surface con gurations C, D, E, F, G and even numbers j, i 1 , and i 2 such that (E; F; i 1 ); (G; D; i 2 )`(C; D; j) and i 1 ; i 2 i=2 < j. ) are the classes of functions which map an input word to the number of accepting computations (resp. accepting subtrees) of an (nondeterministic) AuxPDA (resp. semi-unbounded fan-in circuit). Since the number of accepting subtrees of an OR-gate is the sum over the number of accepting subtrees of its inputs and the number of the accepting subtrees of an AND-gate is the product over the number of accepting subtrees of its inputs, due to Lemma 10 we immediately have the following: Each gate hA; B; ii of the constructed circuit has as many accepting subtrees as paths of length i between A and B exist. In particular, the above described output gate exactly has as many accepting subtrees as M has accepting computations.
The polynomial size of C directly follows from the polynomial number of surface con gurations and the polynomial running time of M. The logarithmic depth is due to the well-balanced decomposition of computation paths provided by Lemma 10 (resp. Lemma 8 and 9) and logspace uniformity is a straightforward consequence of the simplicity of the construction.
Next, a simulation of weakly and strongly unambiguous AuxPDAs by their circuit counterparts is given. Both these inclusions are consequences of Lemma 11 and mean the rst step towards proving the equality of these classes. (1) In De nition 3 of WeakUnambSAC 1 -circuits it was explained that they are SAC 1 -circuits with at most one accepting subtree. A (weakly) unambiguous AuxPDA has at most one accepting computation and so the claim follows from Lemma 11.
(2) Again we use the construction of Lemma 11. We just have additionally to
show that all OR-gates of the simulating circuit are vulnerable, i.e., that all OR-gates of the circuit have at most one accepting subtree. The strong unambiguity of the simulated AuxPDA M means that there is at most one path between two arbitrary con gurations of M. This also implies that there is at most one path with ( xed) gap between two con gurations. Thus the realizability of all gates hA; B; ii and hA; (C; D; j); B; ii can be veri ed in at most one way, that is, the corresponding gates have at most one accepting subtree. The claim follows because these are the only OR-gates appearing in the construction (except for the output gate).
The second part of Lemma 12 can be generalized to ambiguity bounded AuxPDAs (De nition 7). Here one demands that the number of paths between arbitrary con gurations is bounded by a value a(n). Analogously, ambiguity bounded, semi-unbounded fan-in circuits were de ned by restricting the number of accepting subtrees for all gates of the circuit (De nition 4). The following proposition is a generalization of part two of Lemma 12.
Proposition 13. Ambiguous-APDA 1 (a(n)) Ambiguous-SAC 1 (a(n) 2 ).
Proof. The proof is similar to the proof of Lemma 12. The gates hA; (C; D; j); B; ii checking the realizability of paths of length j ? i between A and B with a gap between C and D can have at most a(n) 2 accepting subtrees. This is due to the fact that those gates actually check the existence of two paths in each case, that is the existence of a path from A to C and one from D to B.
According to the ambiguity bound of the simulated AuxPDA there may be at most a(n) paths between A and C and between D and B each time, yielding a maximum of a(n) 
Exact simulations of circuits by AuxPDAs. In contrast to the simulation
of AuxPDAs by circuits, the simulation of circuits by AuxPDAs can be obtained by slight modi cations of techniques developed by Venkateswaran (1991) . These simulations will enable us to prove characterizations of unambiguous and counting versions of AuxPDAs by semi-unbounded fan-in circuits. Note that in the subsequent lemma (in contrast to Lemma 11 and 12) we have simulation results for arbitrary natural powers k 1.
Proof. The rst two cases can be proved directly by the simulation method of Venkateswaran (1991) . In order to prove the more intricate third case it is necessary to make an addition to this technique. In this case the push-down store is utilized to guarantee the strong unambiguity of the simulating AuxPDA.
In the sequel, we give a concise presentation of Venkateswaran's method. Furthermore, in curly brackets we state the additions required for the proof of the third part. Let C be the given, logspace uniform, semi-unbounded fan-in circuit and let M be the simulating AuxPDA. The simulation starts at the output gate of C. For an arbitrary gate g of C, M does the following:
If g is an OR-gate, f M pushes g marked as`done' on the push-down, g M guesses one predecessor h of g and checks recursively whether h has value 1. If g is an AND-gate, M computes its (constant many) predecessors in a xed (e.g. lexicographical) order, pushes all of them except the last one on the push-down and recursively veri es that the last gate has value 1. If g is an input gate of C, then M rejects, if g has value 0. If g has value 1, M accepts, if the push-down is empty and, otherwise, M pops the topmost push-down element and works on it.
f If g is a gate marked`done', then M pops the topmost gate from the push-down and recursively works on it (i.e., g is ignored). g
The correctness of the above described simulation is proved as follows: (1) is easily derived from the fact that the above described simulation just guesses the accepting subtrees of the simulated circuit. Thus the simulating AuxPDA has exactly as many accepting computations as accepting subtrees of the circuit exist. The time and space bounds are straightforward from the logspace uniformity, the polynomial size and the polylogarithmic depth of the circuit (see (Venkateswaran, 1991) we need the additions in curly brackets. With them it is possible to show the existence of at most one computation path between two arbitrary con gurations of the simulating AuxPDA M. Observe that it is crucial here that the total contents of the push-down store is part of a con guration of M. Due to the additional done'-gates we have a partial protocol of the guessed subtree on the store. The strong unambiguity of M is proved by contradiction. Suppose that M is not strongly unambiguous. Then there must exist a con guration K of M with two immediate successors K 1 and K 2 (K 1 6 = K 2 ) such that K 1 and K 2 themselves have a common successor K c . It is important that due to the de nition of M, con gurations K 1 and K 2 must di er with respect to their push-down contents. This results from the fact that the only place in the described simulation where nondeterminism comes into play is the point where M guesses one input of an OR-gate. But this guessed input is pushed on the store and consequently K 1 and K 2 must di er in such a guessed gate. So we can assume that K 1 and K 2 di er in their topmost push-down symbols, that is, in two di erent input gates of an OR-gate. Let us call these two gates g 1 and g 2 . If K 1 and K 2 now have a common successor K c , this in particular means that g 1 and g 2 have to be popped from the push-down before M reaches K c . Pursuant to the de nition of M, gates marked`done' are popped from the push-down only if they are the roots of accepting subtrees (i.e., g 1 and g 2 evaluate to 1). But this is a contradiction to the precondition that all gates of the simulated circuit have at most one accepting subtree.
Most of the results up to now can be summarized in the following theorem. Recently, Lenz (1992) and Vinay (1991) . This result has some important consequences. First, it extends Rytter's inclusion LOGUCFL CREW 1 (Rytter, 1987) . Note that Lange (1993) Let G = (N; T; P; S) be an unambiguous context-free grammar in Chomsky normal form, that is, there are only productions of the form A ! BC or A ! a, where A; B; C 2 N (set of nonterminals) and a 2 T (set of terminals). W.l.o.g. assume every nonterminal to be both reachable and productive. Let w 2 T be an arbitrary, but xed input of length n, i.e., w = a 1 a 2 : : :a n for a i 2 T, 1 i n. For 0 i j n we set i w j := a i+1 : : : a j . Thus we have i w i = " and 0 w n = w.
The AuxPDA M accepting L(G) works as follows. M starts with the triple h1; n; Si on the working tape. For an arbitrary triple hi; j; Ai with i j; A 2 N, M guesses a production A ! , 2 N 2 T and then proceeds as follows: If = BC, then M pushes hA ! BCi on the store and guesses a number k with i k j, pushes hk; j; Ci on the store and recursively works on the triple hi; k; Bi. If = a, then M rejects if i w j 6 = a (especially j = i + 1 must hold), accepts if the push-down is empty and recursively checks the next topmost push-down contents, otherwise.
If M pops a push-down contents of shape hD ! EFi, then M simply checks the rest of the push-down store (i.e., \ignores" hD ! EFi).
The push-down contents representing productions with right-hand side consisting of nonterminals (hD ! EFi) serves for guaranteeing the strong unambiguity of M. As in Lemma 14 it is easily seen that there is only one place where nondeterminism occurs. Here it is the point where we guess a production with a given nonterminal on the left side.
Suppose that there is a con guration K of M with two immediate, di erent successors K 1 and K 2 , such that K 1 and K 2 have a common successor K c . This leads to a contradiction to the unambiguity of the given grammar G. With arguments analogous to Lemma 14 it is easy to see that K 1 and K 2 must di er in the topmost push-down symbol. There are two cases to distinguish. Either the topmost push-down contents represents (two di erent) guessed productions A ! B 1 C 1 (resp. A ! B 2 C 2 ) or we have for some production A ! BC two di erent guesses k 1 and k 2 for the value of k, thus yielding hi; k 1 ; Bi and hk 1 ; j; Ci or hi; k 2 ; Bi and hk 2 ; j; Ci. Since the handling of the second case is similar to the rst one, we only describe the rst one. In the rst case, clearly, both productions must be popped from the push-down before M reaches K c . According to the de nition of M, these productions are only popped if A ) i w j . Because each nonterminal of G is productive and reachable, there must exist v 1 ; v 2 2 T such that v 1i w j v 2 is derived as S ) v 1 Av 2 ) v 1 B 1 C 1 v 2 ) v 1i w j v 2 on the one hand and, on the other hand, derived as S ) v 1 Av 2 ) v 1 B 2 C 2 v 2 ) v 1i w j v 2 . This means that we have two di erent derivation trees for v 1i w j v 2 , thus contradicting the unambiguity of G.
5. Inductive counting on semi-unbounded fan-in circuits The inductive counting technique of Immerman (1988) and Szelepcs enyi (1988) led to one of the most outstanding results in structural complexity theory of the last years: Nondeterministic space is closed under complementation. Soon this method was employed to prove several important results (e.g. (Borodin et al., 1989; Buntrock et al., 1993) ). Here we will open a further eld of application for this technique by translating the methods of Buntrock et al. (1993) into leveled, semi-unbounded circuits: inductive counting on leveled, semi-unbounded fan-in circuits. Observe that for most of the circuit classes it is no restriction to demand them to be leveled (see Sections 2 and 3). This new variation of inductive counting can always be applied when we have characterizations of AuxPDAs by circuits. We obtain several results: As a rst example, we give a new proof for the closure under complementation of SAC k (Borodin et al., 1989) . Second, this method enables us to improve the main result of Buntrock et al. (1993) . Polynomially ambiguity bounded AuxPDAs can be simulated by unambiguous ones without time or space penalty. Third, inductive counting applies for proving the inclusion UnambS
, an open question considered to be at least di cult by Lange (1993) . Finally, careful analysis of a proof of Borodin et al. (1989) 5.1. The basic inductive counting lemma and a rst application. Before presenting the inductive counting method for leveled circuits, we have to point out what we will count in circuits. Therefore, the notion of unit of measurement (measure for short) for gates is introduced. A measure value m (m-value for short) of a gate g in circuit C with xed input w 2 f0; 1g n is a natural number which only depends on the type of g and the measure values of the inputs of g. Herein, input gates of C will always have value 0 or 1 (corresponding to their Boolean value). In addition, the (measure) value of g must be computable in an easy way (preferably with logarithmic space) by an associative and commutative operation (essentially, we only use addition or multiplication). For example, the simple Boolean value of gates on given inputs can be interpreted as a measure. The central lemma of this subsection, which presents the technique of inductive counting on leveled circuits, can now be stated.
Lemma 17. Let C be a logspace uniform, leveled circuit of size z(n) n with xed input word w 2 f0; 1g n . Furthermore, let m be a measure such that for all gates of C the m-value is bounded by a(n) and suppose that there exists an AuxPDA algorithm verifying for an arbitrary gate g of C in time t(n) and space s(n) that g has an m-value at least as big as a given number.
Then the m-value of the output gate of C can be ascertained by a nondeterministic AuxPDA with time z(n)
O (1) + (log a(n) + t(n))z(n) 2 and space max(log a(n) + log z(n); s(n)). Proof. The key idea of the proof is as follows: Starting with the level of the input gates, the simulating nondeterministic AuxPDA M nds out level by level for all gates of a considered depth their value according to the measure m. In this way, the m-value of the output gate of C will nally be ascertained.
The details are as follows. Let S i denote the sum over the m-values of all gates at level i (i.e., depth i). Obviously, S 0 is known (resp. easy to compute) because in level 0 we only have the input gates of C (with xed Boolean values). Now let i > 0 and suppose that S i?1 is known. In order to ascertain S i , M has to nd out all m-values of gates at level i. To determine the m-value of one gate at level i, M procedes in the following way: For each gate g i?1 in depth i ? 1, M guesses its m-value v, veri es with the (according to the precondition) given algorithm that g i?1 has an m-value at least as big as v, and increases a counter variable Z (which is initialized with zero) by v. If g i?1 is an input to g i (recall that, all inputs of g i lie at level i ? 1), the m-value of g i?1 serves in a straightforward manner to compute the m-value of g i . Here we make use of the fact that due to the required associativity and commutativity of the operation for computing m-values, M can always do a partial computation for the m-value of g i in one variable. When M has gone through all gates in level i ? 1, it compares the counter variable Z with the already known sum S i?1 . If Z is less than S i?1 , then there must exist a gate at level i ? 1 for which M has guessed a too small m-value and consequently M rejects. If Z is equal to S i?1 (Z greater than S i?1 is impossible), M must have guessed the m-values for all gates in level i ? 1 in the right way and, therefore, the m-value of g i has been computed correctly. Repeating this procedure for all gates at level i, M nds out the value of the sum S i . In particular, M nally gets the m-value of the output gate of C.
Because of the assumptions made and especially the logspace uniformity of C (which inter alia is extensively used above to nd out all gates at a certain level), the claimed time and space bounds for M can be veri ed easily. We need time z(n)
O (1) + (log a(n) + t(n))z(n) 2 due to the requirements of the uniformity machine, the necessity of summing up ambiguity values, and the veri cation of guessed ambiguity values, respectively. The space bound max(log a(n) + log z(n); s(n)) derives from analogous considerations and the proof is completed.
A rst simple application of Lemma 17 provides a new proof for the closure under complementation of SAC k (Borodin et al., 1989) , which in particular implies the closure under complementation of LOGCFL (Sudborough, 1978; Venkateswaran, 1991) .
Corollary 18. (Borodin et al., 1989 5.2. Simulating ambiguity bounded AuxPDAs by unambiguous ones. In the proof of Lemma 17 it can be observed that the simulating AuxPDA does not reject, only if the exact measure values (m-values) of all gates of the given circuit are guessed correctly. Since there is only one possibility to make only correct guesses, this implies that, if one has an algorithm for AuxPDAs verifying correctly guessed m-values in an unambiguous way, the total simulation of Lemma 17 will be unambiguous. In order to get an unambiguous, verifying AuxPDA, it is necessary to nd a gate measure which allows a veri cation of correctly guessed m-values in exactly one way. Subsequently, for two purposes we will present adequate measures which enable unambiguous veri cations. In this way, eventually unambiguous simulations of ambiguity bounded circuits (and, thus due to Proposition 13, of ambiguity bounded AuxPDAs) and UnambS E AC k -circuits are obtained. Let us begin by restating the notion of ambiguity bounded gates. In Section 3 we said that a gate is a(n) ambiguity bounded if it has at most a(n) accepting subtrees. Furthermore, in Section 4 we already mentioned that the ambiguity value of an AND-gate can be computed by multiplying the ambiguity values of its inputs and the ambiguity value of an OR-gate is the sum over the ambiguity values of its inputs. Clearly, the ambiguity value of an input gate simply corresponds to its Boolean value. Having these facts in mind, we are able to prove one of the main results of this paper: Polynomial ambiguity bounded AuxPDAs can be simulated by unambiguous ones without time and space penalty. (1) According to the above explanations it su ces to show that for each gate g of the given circuit C a correctly guessed ambiguity value for g can be veri ed unambiguously. If this can be done by an AuxPDA in polynomial time and logarithmic space, the claim follows with the help of Lemma 17, since w.l.o.g. C can be assumed as leveled. The AuxPDA M veri es a guessed ambiguity value a for a gate g in the following manner: If g is an OR-gate, M ascertains in some xed (e.g. lexicographical) order all input gates of g and guesses for all of them a corresponding ambiguity value such that the sum of these equals a. Then M recursively veri es the ambiguity values of the input gates di erent from zero. If g is an AND-gate, M ascertains in some xed order the (constant many) input gates of g and guesses for all of them a corresponding ambiguity value such that the product of these equals a. Then M recursively veri es the nonzero ambiguity values of the input gates. If g is an input gate, M rejects, if g = 0 and a 1, or if g = 1 and a > 1. If the push-down store is empty and g = 1 and a = 1, then M accepts. Otherwise M recursively works on the topmost push-down contents. The logarithmic space bound is straightforward and with little e ort a polynomial running time can be proved for M. Furthermore, the unambiguity of M for correctly guessed ambiguity values a is a direct consequence of the fact that in this case M always has exactly one possibility to guess correctly the ambiguity values of the input gates each time. Note that if a is guessed too small, M has more than one possibility to do the veri cation and, because of that, no longer works unambiguously. But recall that in this case the AuxPDA of Lemma 17 will nally reject, since then Z = S i?1 does not hold. Using the above described unambiguous AuxPDA M for the veri cation algorithm, application of Lemma 17 now provides the desired result: The AuxPDA simulating the ambiguity bounded circuit C ascertains the ambiguity value of the output gate of C and accepts, i it is greater than 0. (1) ) and thus the second part of Theorem 19 follows by application of part one.
Note that the inclusion NSPACE-AMBIGUITY(log n; n O (1) ) UnambAPDA 1 ( ) was in particular proved in (Buntrock et al., 1993) , restricting the unambiguity only between reachable con gurations. Theorem 19 is one possible improvement over (*). Buntrock, Jenner, Lange, and Rossmanith (1991) improved the upper bound of (*): NSPACE-AMBIGUITY(log n; n O (1) ) DAPDA (1) ). Assuming the correctness of the latter, the claim follows by application of Proposition 13 and Theorem 19. Let us shortly indicate the correctness of the stated inclusion. For the recognition of polynomially ambiguous CFLs we use exactly the same AuxPDA M as we did for the recognition of unambiguous CFLs in Theorem 16. To show that the ambiguity of M now remains polynomially bounded is again done by contradiction:
Suppose that there are more than p(n) paths between two con gurations K 1 and K 2 of M, where p is a polynomial that bounds the number of derivation trees. In a way similar to Theorem 16 it follows that for all paths from K 1 to K 2 there must be one terminal string v, which is recognized during the transitions from K 1 to K 2 . Making again use of the assumption that all nonterminals of the underlying grammar are both productive and reachable, it can be concluded in a way analogous to Theorem 16 that there must exist more than p(n) derivation trees for some terminal string generated by the grammar. This contradicts the assumption and the claim follows.
From Theorem 16 and (Lange, 1993) we have that unambiguous CFLs can be recognized by CREW-PRAMs with a polynomial number of processors in logarithmic time. This result was already given by Rytter (1987) , showing that more precisely n 7 processors su ce. Meanwhile, Rossmanith and Rytter (1992) (Hagerup and Radzig, 1990) within the same complexity bounds. This is a straightforward consequence of the characterization of UnambAPDA 1 by WeakUnambSAC 1 -circuits given in Theorem 15. One just has to simulate these weakly unambiguous circuits by the robust PRAM in the usual way (see, for example, (Lange, 1993) -circuits can have a super-polynomial ambiguity, it is necessary to introduce a new measure for gates in order to obey a logarithmic space bound (cf. Lemma 17). For this we make use of the so-called saturation of gates.
A gate is considered as saturated, if it is an input gate with value 1 or if it is an OR-gate with at least two inputs with value 1. The following de nition generalizes this concept by making the saturation of a gate dependent on the saturation of its inputs. Let C be an UnambS E AC-circuit and g be any gate in C. Then the saturation of g is de ned as follows.
If g is an input gate of C, then it has saturation 1, if g = 1 and saturation 0, otherwise.
If g = AND(g 1 ; g 2 ), then its saturation is the sum of the saturations of g 1 and g 2 , if both these saturations are greater than 0 and the saturation of g is 0, otherwise. If g is an OR-gate (of arbitrary fan-in), then we have to consider two cases. If g evaluates to 0, then its saturation is de ned to be 0. If g has exactly one input with saturation greater than 0 (i.e., g has at most one input which evaluates to 1), then the saturation of g is de ned as the saturation of the gate at this input. Otherwise, if g has two 1-inputs, then g is a bounded OR-gate and the saturation of g is the sum over the saturations of all the inputs of g plus 1 (because g itself is a saturated OR-gate). Note that the output gate of circuit C on input x has saturation greater than 0, i C accepts x. Obviously, the saturation is polynomially bounded for all the gates of UnambS Observe that at a transition from one circuit layer to another in some respect we forget information. That is, to compute the value of an input gate g of some circuit layer i, a (re)computation which actually provides the saturation of g is performed. But then M is only interested in whether g has saturation greater than 0 (i.e., g has value 1) or g has saturation 0 (i.e., g has value 0). It is necessary to \forget" the actual value at this point because, otherwise, the saturation values were no longer polynomially bounded.
Nevertheless, the whole simulation obviously remains unambiguous. ). In the end of this section, the closure under complementation for strongly unambiguous, semi-unbounded fan-in circuits is investigated. Whereas there is little hope to prove the closure under complementation for UnambSAC k , the construction of Borodin et al. (1989) (Buntrock et al., 1991) ), the class of languages recognized by polynomial time and logarithmic space bounded AuxPDAs, where each con guration is reachable from the start con guration by at most one computation path. Proof. Let C be the given UnambSAC 1 -circuit, which w.l.o.g. is assumed to be leveled. As mentioned before, a slightly modi ed version of Lemma 17 is applied. The gate measure will be the simple Boolean values of the (evaluated) gates. Only one addition to the algorithm of Lemma 17 is made. After nondeterministically guessing a gate value, the simulating AuxPDA additionally pushes this guessed value (0 or 1) on the push-down store. Clearly, guessed values are veri ed with the strongly unambiguous AuxPDA from the equality UnambSAC 1 = StUnambAPDA 1 (Theorem 15). Similar to Theorem 16 the idea behind this pushing of additional information (i.e., guessed values) on the store is to record paths of guesses in order to guarantee the unique reachability of con gurations (from the start con guration). In these paths of guesses the history of nondeterministic decisions of the simulating AuxPDA M (except for the strongly unambiguous verifying algorithm) is protogeniced. These paths of guesses only are popped from the push-down, when M has found out the value of the output gate g of C. (M nally accepts, i g evaluates to 0.) This is due to the fact that in Lemma 17 the push-down store is only needed for the veri cation of guessed values. Since the con guration where M has ascertained the value of g is reachable by exactly one computation path (with an uniquely determined, corresponding path of guesses), we can easily conclude that all con gurations of M are reachable by at most one computation path from the start con guration. Thus application of such modi ed Lemma 17 yields the statement of Theorem 24.
Perhaps one could be tempted to assume that the above simulation (`modi ed Lemma 17') can even be done in a strongly unambiguous manner (and we can conclude UnambSAC 1 = Co-UnambSAC 1 ). But simple considerations show that this is not true because for (unreachable) con gurations where normally by inductive counting ascertained numbers are pretended wrongly there can be several ways leading to the accepting con guration.
In Borodin et al. (1989) can be replaced by vulnerable unbounded OR-gates, i.e., all of them have at most one input evaluating to one. Moreover, the so-called THRESHOLD-gates additionally needed there can be replaced by monotone NC 1 -circuits (Ajtai et al., 1983; Borodin et al., 1989) , thus unbounded OR-gates are not necessary in this case.
6. Normal forms for AuxPDAs In this section, we will utilize the characterizations of AuxPDAs by semi-unbounded fan-in circuits to prove some normal form results. First, we deal with the restriction of push-down heights in particular for unambiguous AuxPDAs and, second, we introduce the notion`oblivious' for AuxPDAs and show that in the most interesting cases it is no restriction to demand obliviousness. In addition, oblivious and unambiguous AuxPDA classes will prove to coincide with WeakUnambSAC k and UnambSAC k for arbitrary k. In this way, we extend the results of Section 4, where only a characterization for k = 1 was given.
6.1. AuxPDAs with restricted push-down height. For Turing machines there is great interest in simultaneous resource bounds, i.e., restricting time and space bounds at the same time. As far as AuxPDAs are concerned, one most of the time deals with simultaneous bounds on running-time and working space. But what about the unlimited push-down store? There has also been a lot of research to restrict the size of the push-down store. Mager (1969) showed that a push-down store su ces whose size is exponential in the space bound. Harju (1979) showed (also see (Ruzzo, 1980) for an alternative proof) that deterministic AuxPDAs with polynomial running-time and logarithmic working-tape can be simulated by deterministic AuxPDAs with logarithmic space and O(log 2 n) push-down height. However, the simulation yields a super-polynomial running-time. But later on, Dymond and Ruzzo (1986) proved the above result where even the polynomial running-time can be preserved. The dual result for nondeterministic AuxPDAs (with also preservation of the polynomial running-time) was shown earlier by Ruzzo (1980) . Subsequently, we will restrict push-down height for nondeterministic, unambiguous, and strongly unambiguous AuxPDAs. For this purpose, we make use of the characterization of AuxPDAs by semi-unbounded fan-in circuits. This is done in the following way. Assume that we have a semi-unbounded fan-in circuit C of depth d(n) and size z(n) simulating an AuxPDA M. Then we again simulate C by an AuxPDA N in the usual way (cf. (Venkateswaran, 1991) ): Starting at the output gate, for AND-gates we examine both children and for OR-gates only one guessed child. Because we only need to store constant many parameters (with a space requirement of O(log z(n))) of the recursive calls, a push-down height of O(d(n) log z(n)) is immediate. Furthermore, N has the same time and space complexity as M. Our rst Figure 2 . W-cycles. application of the described technique yields an alternative proof for a result due to Ruzzo (1980) . Theorem 26. (Ruzzo, 1980) A language L is accepted by a NAuxPDA in log n space and 2 O(log k n) time i L is accepted by such a machine which, furthermore, uses at most O(log k+1 n) push-down height. Proof. Just make use of the technique described above, using Venkateswaran's equality SAC k = NAPDA k . Making use of two of the main results of this paper, we further gain the proposed restriction of the push-down heights for unambiguous and strongly unambiguous AuxPDAs. Unfortunately, we have such a result only for polynomial time AuxPDAs. Note that in the case of unambiguous AuxPDA's the result of Theorem 27 already was obtained by Buntrock (1989) .
Theorem 27. L is accepted by an unambiguous (resp. strongly unambiguous)
AuxPDA in log n space and polynomial time i L is accepted by such a machine which, furthermore, uses at most O(log To simulate a circuit C (which itself simulates a given AuxPDA M), we employ nearly the same technique as in the preceding subsection. The only di erence is that when we evaluate an AND-gate g (which w.l.o.g. shall have exactly two inputs), we do this in a slightly modi ed way. First, we push the left input gate of g on the store, then we evaluate it, afterwards we pop it from the store, and, nally, we compute the right input gate of g and do the analogous computation for this right gate. Note that we only need the store for the evaluation of AND-gates. Because of the`symmetry' of both the sub-circuits of the AND-gate this altogether yields a pro le in which the following holds. If we divide it into two equal parts (left and right) both are symmetric to each other and this also holds for a recursive division of these parts. In this way, we gain pro les in W-cycle form (Figure 2 (Theorem 15). According to Proposition 1 and subsequent remarks circuits of all these classes can be assumed to be leveled. Furthermore, it only needs little e ort to see that all circuits of these classes can be made strictly alternating by at most doubling the depth. Now the simulation technique described above Theorem 28 provides the desired result.
The question whether UnambAPDA To prove the reverse direction, we make use of the`totally symmetric' shape of the pro les for W-cycle-oblivious AuxPDAs. The essential advantage of these W-cycle-oblivious AuxPDAs is that we always can separate a pro le into two equal sized paths. Thus it is not necessary to store information about the length of the computation paths in order to get a balanced and unique decomposition of pro les (and thus, computation paths). We consider pairs of surface con gurations in order to construct the simulating circuit. Mainly we need gates named hA; Bi that compute whether there exists a computation from surface con guration A to B, where the level of the push-down store is the same for A and B and does not go below this level during the computation (cf. Figure 3) . These gates are de ned as hA; Bi 9 C;::: ;G hC; Di^hF; Gi^hA!C; D!Ei^hE!F; G!Bi; where, for example, hA ! C; D ! Ei computes whether there is one push-step from A to C and one pop-step from D to E (where rst a symbol a is pushed and then popped). Of course, hA; Ai has value 1 for every surface con guration A. The output gate of the simulating circuit then is hS; Fi, where S (resp. F) are the uniquely de ned start (resp. accepting end) (surface) con gurations (both with empty push-down store) of the simulated AuxPDA.
The correctness and the weak (resp. strong) unambiguity of such de ned circuits is shown similar as in the proofs of Lemma 11 and 12, respectively. Because there are only polynomially many surface con gurations and we recursively divide pro les into two equal sized paths, a polynomial size and a depth of O(log k n) of the circuit su ce.
7. Conclusion and open questions In summary, we feel that we have shed some more light on the concept of unambiguity in the realm of NC. We hope that the results of this paper clari ed relations between AuxPDAs and semi-unbounded fan-in circuits. Furthermore, it should have become apparent how useful characterizations of AuxPDAs by semi-unbounded fan-in circuits are in order to employ inductive counting methods or to gain normal form results. We have come to the conclusion that strong unambiguity seems to be a concept more suitable for the consideration of classes within the NC-hierarchy than (the conventional) weak unambiguity is. This impression derives from the facts that CREW-PRAMs are characterized by a strongly unambiguous circuit class (Lange, 1993) as well as LOGUCFL shows tight relations to strongly unambiguous circuits and AuxPDAs. The usefulness of strong unambiguity and related concepts can informally be explained if one thinks of simulations of such restricted automata. A simulation`in parallel' often deals with the whole computation graph of the simulated machine, so restrictions only for accepting computation paths often do not su ce for the possibility of e cient simulations. To conclude, Figure 4 (Stockmeyer and Vishkin, 1984) b (Lange, 1993) c (Borodin et al., 1989) d (Venkateswaran, 1991) e (Sudborough, 1978) f (Dymond and Ruzzo, 1986) 
